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Abstract—The main goal of the ANTAREX 1 project is to express by
a Domain Specific Language (DSL) the application self-adaptivity and to
runtime manage and autotune applications for green and heterogeneous
High Performance Computing (HPC) systems up to the Exascale level.
Key innovations of the project include the introduction of a separation of
concerns between self-adaptivity strategies and application functionalities.
The DSL approach will allow the definition of energy-efficiency, perfor-
mance, and adaptivity strategies as well as their enforcement at runtime
through application autotuning and resource and power management.
Keywords—High Performance Computing, Autotuning, Adaptivity,
DSL, Compilers, Energy Efficiency
I. INTRODUCTION
High Performance Computing (HPC) has been traditionally the
domain of grand scientific challenges and a few industrial domains
such as oil & gas or finance, where investments are large enough
to support massive computing infrastructures. Nowadays HPC is
recognized as a powerful technology to increase the competitiveness
of nations and their industrial sectors, including small scale but high-
tech businesses – to compete, you must compute has become an
ubiquitous slogan [1]. The current road-map for HPC systems aims
at reaching the Exascale level (1018 FLOPS) within the 2023 − 24
timeframe – with a ×1000 improvement over Petascale, reached
in 2009, and a ×100 improvement over current systems. Reaching
Exascale poses the additional challenge of significantly limiting the
energy envelope, while providing massive increases in computational
capabilities – the target power envelope for future Exascale system
ranges between 20 and 30 MW. Thus, “Green” HPC systems are
being designed aiming at maximizing a FLOPS/W metric, rather than
just FLOPS, and employing increasingly heterogeneous architectures
with GPGPU or MIC accelerators. On average, the efficiency of
heterogeneous systems is almost three times that of homogeneous
systems (i.e., 7, 032 MFLOPS/W vs 2, 304 MFLOPS/W2). This level
of efficiency is still two orders of magnitude lower than that needed
for supporting Exascale systems at the target power envelope of 20
MW. To this end, European efforts have recently been focused on
building supercomputers out of the less power-hungry ARM cores
and GPGPUs [2]. On the other hand, the wide margin provided by
modern chip manufacturing techniques, combined with the inability
to exploit this space to produce faster, more complex cores due to
the breakdown of Dennard scaling [3], has given rise to a pervasive
diffusion of a number of parallel computing architectures, up to the
point where even embedded systems feature multicore processors.
The huge design effort has led to a variety of approaches, in terms
of core interconnection and data management. Thus, the ability to
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port applications designed for current platforms, based on GPGPUs
like the NVIDIA Kepler or Tesla families, to heterogeneous systems
such as those currently designed for embedded systems is critical to
provide software support for future HPC.
Designing and implementing HPC applications is a difficult and
complex task, which requires mastering several specialized languages
and tools for performance tuning. This is incompatible with the
current trend to open HPC infrastructures to a wider range of users.
The current model where the HPC center staff directly supports
the development of applications will become unsustainable in the
long term. Thus, the availability of effective standard programming
languages and APIs is crucial to provide migration paths towards
novel heterogeneous HPC platforms as well as to guarantee the
ability of developers to work effectively on these platforms. To fulfil
the 20MW target, energy-efficient heterogeneous supercomputers
need to be coupled with a radically new software stack capable of
exploiting the benefits offered by heterogeneity at different levels
(supercomputer, job, node).
ANTAREX addresses these challenging problems through a holis-
tic approach spanning all the decision layers composing the super-
computer software stack and exploiting effectively the full system
capabilities (including heterogeneity and energy management). The
main goal of the ANTAREX project is to express by a DSL
the application self-adaptivity and to runtime manage and autotune
applications for green heterogeneous HPC systems up to Exascale.
One key innovation of the proposed approach consists of intro-
ducing a separation of concerns, where self-adaptivity and energy
efficient strategies are specified aside to the application function-
alities. This is promoted by the definition of a DSL inspired by
aspect-oriented programming concepts for heterogeneous systems.
The new DSL will be introduced for expressing at compile time the
adaptivity/energy/performance strategies and to enforce at runtime
application autotuning and resource and power management. The goal
is to support the parallelism, scalability and adaptivity of a dynamic
workload by exploiting the full system capabilities (including energy
management) for emerging large-scale and extreme-scale systems,
while reducing the Total Cost of Ownership (TCO) for companies
and public organizations.
ANTAREX approach will be based on: (1) Introducing a new DSL
for expressing adaptivity and autotuning strategies; (2) Enabling the
performance/energy control capabilities by tuning software knobs
(including application parameters, code transformations and code
variants); (3) Designing scalable and hierarchical optimal control-
loops capable of dynamically leveraging them together with per-
formance/energy control knobs at different time scale (compile-,
deploy- and run-time) to always operate the supercomputer and each
application at the maximum energy-efficient and thermally-safe point.
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Fig. 1. The ANTAREX Tool Flow
This can be done by monitoring the evolution of the supercomputer
as well as the application status and requirements and bringing this
information to the ANTAREX energy/performance-aware software
stack.
The ANTAREX project is driven by two use cases taken from
highly relevant HPC application scenarios: (1) A biopharmaceutical
HPC application for drug discovery deployed on the 1.21 PetaFlops
heterogeneous NeXtScale Intel-based IBM system based at CINECA
and (2) A self-adaptive navigation system for smart cities deployed
on the server-side on the 1.46 PetaFlops heterogeneous Intel® Xeon
Phi™ based system provided by IT4Innovations National Supercom-
puting Center. All the key ANTAREX innovations will be designed
and engineered since the beginning to be scaled-up to the Exascale
level. Performance metrics extracted from the two use cases will
be modelled to extrapolate these results towards Exascale systems
expected by the end of 2023.
The ANTAREX Consortium comprises a wealth of expertise
in all pertinent domains. Four top-ranked academic and research
partners (Politecnico di Milano, ETHZ Zurich, University of Porto
and INRIA) with extensive experience in the salient research topics to
be explored are complemented by the Italian Tier-0 Supercomputing
Center (CINECA), the the Tier-1 Czech National Supercomputing
Center (IT4Innovations) and two industrial application providers, one
of the leading biopharmaceutical companies in Europe (Dompé) and
the top European navigation software company (Sygic).
II. THE ANTAREX APPROACH
The ANTAREX approach and related tool flow, shown in Figure 1,
operates both at design-time and runtime. The application function-
ality is expressed through C/C++ code (possibly including legacy
code), whereas the non-functional aspects of the application, includ-
ing parallelisation, mapping, and adaptivity strategies are expressed
through the DSL developed in the project. One of the benefits consists
of facilitating the reuse of legacy code. In the definition of these
strategies, the application developer or system integrator can leverage
DSL templates that encapsulate specific mechanisms, including how
to generate code for OpenCL or OpenMP parallelisation, and how
to interact with the runtime resource manager. The DSL weaver and
refactoring tool will then enhance the C/C++ functional specification
with the desired adaptivity strategies, generating a version of the
code that includes the necessary libraries as well as the partitioning
between the code for the general-purpose processors and the code
for the accelerators (such as GPGPUs and MIC accelerators [4]). A
mix of off-the-shelf and custom compilers will be used to generate
code, balancing development effort and optimization level.
The ANTAREX compilation flow leverages a runtime phase with
compilation steps, through the use of split-compilation techniques.
The application autotuning is delayed to the runtime phase, where
the software knobs (application parameters, code transformations and
code variants) are configured according to the runtime information
coming from the execution environment. Finally the runtime resource
and power manager are used to control the resource usage for the
underlying computing infrastructure given the changing conditions.
At runtime, the application control code, thanks to the design-
time phase, now contains also runtime monitoring and adaptivity
strategies code derived from the DSL extra-functional specification.
Thus, the application is continuously monitored to guarantee the
required Service Level Agreement (SLA), while communication with
the runtime resource-manager takes place to control the amount
of processing resources needed by the application. The application
monitoring and autotuning will be supported by a runtime layer
implementing an application level collect-analyse-decide-act loop.
III. THE ANTAREX DSL
HPC applications might profit by adapting to operational and
situational conditions, such as changes in contextual information
(e.g., workloads), in requirements (e.g., deadlines, energy), and in
resources availability (e.g., connectivity, number of processor nodes
available). A simplistic approach to both adaptation specification
and implementation (see, e.g., [5]) employs hard coding of, e.g.,
conditional expressions and parameterizations. In our approach,
the specification of runtime adaptability strategies will rely on a
DSL implementing key concepts from Aspect-Oriented Programming
(AOP) [6]. AOP is based on the idea that the certain requirements
of a system (e.g., target-dependent optimizations) should be specified
separately from the source code that defines the functionality of the
program. An extra compilation step, performed by a weaver, basically
merges the original source code and the aspects into the intended
program [7]. Using aspects to separate secondary concerns from the
core objective of the program can result in cleaner programs and
increased productivity (e.g., higher reusability of target-dependent
strategies). Moreover, the development process of HPC applications
typically involves two types of experts (application-domain experts
and HPC system architects) that can split their responsibilities along
the boundary of functional description and extra-functional aspects.
A. LARA for Runtime Adaptivity and Compiler Optimization
LARA [8, 9] is an AOP approach to developers to capture non-
functional requirements and concerns in the form of strategies, which
are decoupled from the functional description of the application.
Compared to other approaches that usually focus on code injection
(e.g., [10] and [11]), LARA provides access to other types of actions,
e.g., code refactoring and inclusion of additional information. Addi-
tional types of actions may be defined in the language specification
and associated weaver, such as software/hardware partitioning [12]
or compiler optimization sequences [13].
Figure 2 shows an example of a LARA aspect that profiles function
calls in order to gather information about argument values and their
frequency. It injects code for an external C library that monitors and
stores the name of the function being called, its location and the
value of the arguments. A concern intended to be applied over the
target application is expressed as one or more aspect definitions, or
aspectdef, the basic modular unit of LARA. Aspects, similarly to
functions, can receive inputs, and return outputs.
1 aspectdef ProfileArguments
2 input funcName end
3 select fCall end
4 apply
5 insert before %{profile_args(’[[funcName]]’,
6 [[$fCall.location]],
7 [[$fCall.argList]]);
8 }%;
9 end
10 condition $fCall.name == funcName end
11 end
Fig. 2. Example of LARA aspect for profiling.
An aspect is comprised of three main steps. Firstly, one captures
the points of interest in the code using a select statement, which in the
example selects function calls. Then, using the apply statement, one
acts over the selected program points. In this case, it will insert code
before the function call. We can then define a condition statement to
constrain the execution of the apply (i.e., only the function with the
provided name is selected). LARA promotes modularity and aspect
reuse, and to allow the definition of more sophisticated concerns, it
is possible to embed JavaScript code inside aspects.
Figure 3 presents an example of a LARA aspect that unrolls
innermost FOR loops whose iteration count is less than a given
threshold (it uses an action supported by the weaver - keyword do).
In this example this aspect will be called in a dynamic context after
we specialize a function for a given argument value.
1 aspectdef UnrollInnermostLoops
2 input $func, threshold end
3 select $func.loop{type==’for’} end
4 apply
5 do LoopUnroll(’full’);
6 end
7 condition
8 $loop.isInnermost && $loop.numIter <= threshold
9 end
10 end
Fig. 3. Example of LARA aspect for loop unrolling.
Figure 4 shows an example of a possible dynamic aspect. This
aspect specifies the monitoring of calls to the function kernel in
runtime, and specialize it if the runtime value of parameter size
is between a range defined by lowT and highT. First, it statically
prepares the function call to support several versions of the function,
according to the parameter size (the keyword call calls an aspect).
Then, dynamically, it specializes the function call for the current value
of the parameter size, and unrolls the loops of the newly developed
specialized function. Finally, it adds the specialized version as one
of the possible function variants that can be called.
B. ANTAREX DSL Concepts
The current LARA infrastructure represents a solid foundation to
build a more sophisticated DSL that will enable us to specify runtime
adaptability strategies.
The ANTAREX DSL approach aims at reaching a higher ab-
straction level, to separate and express data communication and
computation parallelism, and to augment the capabilities of existing
programming models by passing hints and metadata to the compilers
for further optimization. The approach aims at improving perfor-
mance portability with respect to current programming models, such
as OpenCL, where fine-tuning of performance (which is very sensitive
to even minimal variation in the architectural parameters [14, 15])
1 aspectdef SpecializeKernel
2 input lowT, highT end
3
4 call spCall: PrepareSpecialize(’kernel’,’size’);
5
6 select fCall{’kernel’}.arg{’size’} end
7 apply dynamic
8 call spOut : Specialize($fCall, $arg.name,
9 $arg.runtimeValue);
10 call UnrollInnermostLoops(spOut.$func,
11 $arg.runtimeValue);
12 call AddVersion(spCall, spOut.$func,
13 $arg.runtimeValue);
14 end
15 condition
16 $arg.runtimeValue >= lowT &&
17 $arg.runtimeValue <= highT
18 end
19 end
Fig. 4. Example of LARA aspect with dynamic weaving.
is left entirely to the programmer. This is done by exploiting the
capabilities of the DSL to automatically explore the configuration
space for the parallel code.
To this end, iterative compilation [16] techniques are attractive to
identify the best compiler optimizations for a given program/code
fragment by considering possible trade-offs. Given the diversity of
heterogeneous multiprocessors and the potential for optimizations
provided by runtime information, runtime optimization is also de-
sirable. To combine the two approaches, split compilation will be
used. The key idea is to split the compilation process in two steps
- offline, and online - and to offload as much of the complexity
as possible to the offline step, conveying the results to runtime
optimizers [17]. We will express code generation strategies to drive
a dynamic code generator in response to particular hardware features
as well as dynamic information. This combination of iterative- and
split-compilation will have a significant impact on the performance
of applications, but also on the productivity of programmers by
relieving programmers from the burden of repeatedly optimizing,
tuning, compiling and testing.
IV. SELF-ADAPTIVITY & AUTOTUNING
The management of system adaptivity and autotuning is a key
issue in HPC systems, the system needs to react promptly to
changing workloads and events, without impacting too much the
extra-functional characteristics, such as energy and thermal fea-
tures [18, 19]. The motivation can be easily explained by the require-
ment to meet the maximum performance/power ratio across all the
possible deployments of the applications. This is especially important
when considering the rapid growth of computing infrastructures that
continue to evolve on one hand by increasing computing nodes, while
on other hand by increasing the performance exploiting heterogeneity
in terms of accelerators/co-processors. Thus, there is a requirement
on applications to become adaptive with respect to the computing
resources. In this direction, another interesting effect is that there
is a growing need of guaranteeing SLA both at the server- and
at the application-side. This need is related to the performance of
the application, but also to the maximum power budget that can be
allocated to a specific computation. In this context, efforts are mainly
focused on two main paths: i) the development of an autotuning
framework to configure and to adapt application-level parameters and
ii) to apply the concept of precision autotuning to HPC applications.
Application Autotuning. Two types of approaches have been inves-
tigated so far to support application autotuning depending on the level
of knowledge about the target domain: white-boxes and black-boxes.
White-box techniques are those approaches based on autotuning
libraries that deeply use the domain specific knowledge to fast surf
the parameter space. On the other side, black-box techniques do not
require any knowledge on the underlying application, but suffer of
long convergence time and less custom possibilities. The proposed
framework falls in the area of grey-box approaches. Starting from
the idea of non-domain knowledge, it can rely on code annotations
to shrink the search space by focusing the autotuner on a certain sub-
space. Moreover, the framework includes an application monitoring
loop to trigger the application adaptation. The monitoring, together
with application properties/features, represents the main support to
the decision-making during the application autotuning phase since it
is used to perform statistical analysis related to system performance
and other SLA aspects. Continuous on-line learning techniques are
adopted to update the knowledge from the data collected by the
monitors, giving the possibility to autotune the system according to
the most recent operating conditions. Machine learning techniques are
also adopted by the decision-making engine to support autotuning by
predicting the most promising set of parameter settings.
Precision Autotuning. In recent years, customized precision has
emerged as a promising approach to achieve power/performance
trade-offs when an application can tolerate some loss of quality. In
ANTAREX, the benefits of customized precision HPC applications
will be investigated in tight collaboration with the domain experts of
the two use cases. We also plan to apply fully automatic dynamic
optimizations, based on profiling information, and data acquired at
runtime, e.g. dynamic range of function parameters.
In both cases, the use of the ANTAREX DSL will be crucial
to decouple the functional specification of the application from the
definition of software knobs (such as code variants or application
parameters) and from the precision tuning phase.
V. RUNTIME RESOURCE & POWER MANAGEMENT
ANTAREX focuses on a holistic approach towards next-generation
energy-efficient Exascale supercomputers. While traditional design
of green supercomputers relies on the integration of best-in-class
energy-efficient components [20], recent works [21, 22] show that as
an effect of this design practice supercomputers are nowadays het-
erogeneous system. Indeed, supercomputers are not only composed
by heterogeneous computing architectures (GPGPUs and CPUs), but
different instances of the same nominal component execute the same
application with 15% of variation in the energy-consumption. Differ-
ent applications on the same resources show different performance-
energy trade-offs, for which an optimal selection of operating points
can save from 18% to 50% of node energy with respect to the default
frequency selection of the Linux OS power governor. Moreover it has
been recently shown that environmental conditions, such as ambient
temperature, can significantly change the overall cooling efficiency of
a supercomputer, causing more than 10% Power usage effectiveness
(PUE) loss when transitioning from winter to summer [23]. These
sources of heterogeneity, coupled with current worst case design prac-
tices, lead to significant loss in energy-efficiency, and to some missed
opportunities for runtime resource and power management (RTRM,
RTPM). ANTAREX leverages RTRM and RTPM by combining:
(1) novel introspection points, application progress and dynamic
requirements; (2) autotuning capabilities enabled by the DSL in
the applications; and (3) information coming from the processing
elements of the Exascale machine and IT infrastructure and their
respective performance knobs (such as resource allocation, Dynamic
Voltage and Frequency Scaling, cooling effort, room temperature).
Information flows converge in a scalable multilayer resource manage-
ment infrastructure. The information will be used to allocate to each
application the set of resources and their operating points to maximize
the overall supercomputer energy-efficiency, while respecting SLA
and safe working conditions. The latter will be ensured by the re-
source management solution by optimal selection of the cooling effort
and by a distributed optimal thermal management controller. The
ANTAREX power management and resource allocation approach is
based on: (1) Expanding the energy/performance control capabilities
by introducing novel software control knobs (such as software recon-
figurability and adaptability); (2) Designing scalable and hierarchical
optimal control-loops capable of dynamically leveraging the control
knobs together with classical performance/energy control knobs (job
dispatching, resource management and DVFS) at different time scale
(compile time, deployment time and runtime); (3) Monitoring the
supercomputing evolution, the application status and requirements,
bringing this information to the energy/performance-aware software
stack. This approach will always enable the supercomputer and each
application to operate at the most energy-efficient and thermally-safe
point.
VI. TARGET PLATFORMS & HPC CENTER ROADMAPS
The target platforms are the CINECA’s Tier-1 IBM NeXtScale
hybrid Linux cluster, based on Intel TrueScale interconnect as
well as Xeon Haswell processors and MIC accelerators [4], and
IT4Innovations Salomon supercomputer, which is a PetaFlop class
system consisting of 1008 computational nodes.
A. CINECA Roadmap
In the aim of its mission of a continued support to the competi-
tiveness of the Italian research infrastructure and on the ground of
international agreements for supercomputing in Europe (PRACE),
CINECA is going to evolve its massive computing and data handling
infrastructure by setting up next years strategy aimed at bridging the
gap from here to the Exascale era in 2023. This process of architec-
ture migration is by nature manifold and complex. It should take into
account emerging technological and scientific challenges and must be
feasible in terms of economic and environment sustainability.
To this end, CINECA forecasts future supercomputing facilities to
see converging traditional HPC architecture towards a new integrated
infrastructure capable of approaching the new emerging paradigms
for advanced computational sciences: high performance data analyt-
ics (BigData), urgent or interactive supercomputing (Human Brain
Project), real time data processing and cloud computing.
In view of this multi-faceted scenario, the model of service
CINECA is going to adopt is a data-centric paradigm where the
data, increasing exponentially in size, will not need to be moved
anymore from different computing systems but integrated with them
thus offering a single solution for numerical and data analysis.
In the process of architecture evolution, the upgrade of our Tier-0
(Fermi) is just a first step toward a tight integration between comput-
ing and data analysis. The new supercomputing machine (Marconi),
expected to be in production on the second-half of 2016, will be
set up as a scalable hybrid cluster starting at 10 PFLOPS to reach
50 PFLOPS in three years, but continuously upgradable to go even
beyond 100 PFLOPS for 2020 or so. This new massive computing
system will be initially coupled with our High Performance and
Big Data Analytics system (Pico) capable of managing at present
10 PB of running data, but itself upgradable to follow the Marconi
supercomputing evolution in terms of size and performance.
However the path following to high-end computing and data
managing has revealed during the last ten years or so, a major
constraint in the exponential growth of power consumption in a way
that is now commonly accepted the sustainable limit of 20MW for
the first exaFLOPS supercomputing system. With this limit in mind,
CINECA is modelling its strategy for future HPC/DA systems in
order to experiment, design and deploy energy-aware supercomputing
facilities. To this end, CINECA has been involved in several projects
at national and EU level to take advantage of the most promising
techniques for limiting the overall requirements of energy-to-solution
computing workflow [24, 25, 26, 27].
In this context, the participation of CINECA to the ANTAREX
project paves the route to even a smarter idea of managing a large
computing infrastructure by leveraging from hardware to application
level the computing workflow for the best and most sustainable
execution behaviour.
B. IT4Innovations Roadmap
IT4Innovations operates nationally unique state-of-the-art super-
computing resources and provides open access to those resources
on a scientific excellence basis. IT4Innovations portfolio of services
is split into the core services and added value services. The core
services consist of provisioning optimized HPC environment, in
particular core hours of supercomputer time, software license hours
and compute-oriented storage capacity. The added value services are
based on the expertise accumulated at IT4Innovations and include
user and application support, code enabling and optimization, training
activities, dedicated HPC research and contact point of international
HPC infrastructures. IT4Innovations and CESNET form main pillars
of the e-infrastructure in the Czech Republic and serve as the base
layer for other research infrastructures in the Czech Republic. Thanks
to IT4Innovations, the Czech Republic has access to state-of-the-
art HPC infrastructure and expertise. As a member of prestigious
pan-European e-infrastructure PRACE, IT4Innovations also enables
access for Czech scientists to all services provided by this e-
infrastructure and opens opportunity for international collaboration.
IT4Innovations has rich international network and actively contributes
to the research in HPC related areas.
Future development: IT4Innovations operates supercomputers
Anselm (Rpeak 94 TFLOPS) and Salomon (Rpeak 2000 TFLOPS)
and runs state-of-the-art data centre providing ample space and power
and unique hot water cooling with recuperation. In 2015, the Salomon
supercomputer ranks as the largest Intel(r) Xeon Phi(tm) coprocessor-
based cluster in Europe. IT4Innovations actively develops and widens
its service portfolio, including its own HPC related research, to
access new research areas and user groups. Further development of
IT4Innovations presumes regular upgrades of the systems to continue
excellent service to the users as well as extension and development
of training and visualisation capacities of the centre.
Socio-economic Impact: HPC is globally recognized as an
important innovation enabler in research as well as in industry.
Supercomputing simulations are often the only way to understand
complex problems and to solve grand scientific challenges. The
expertise and capacity of IT4Innovations supports multiple research
and development areas having significant socio-economic impact, e.g.
in flood prevention, crash tests, drug design, chemical catalysis and
personalised medicine.
Study Program of Computational Sciences focused on HPC:
IT4Innovations has successfully opened Ph.D. Study Program of
Computational sciences focused on HPC in October 2015 in order
to grow the community of scientists able to deploy supercomputers
for their research. A new MSc. Study Program will also follow with
its start planned for September 2016. Also a training in the field
of HPC, parallel programming, HPC libraries and architectures is
being offered to the Czech community of scientists for nearly two
years. IT4Innovations has organized two seasonal schools and co-
organized another two as a member of PRACE. IT4Innovations plans
to continue in these type of activities because educational and training
activities are an essential part of its strategy for the development of
HPC in the Czech Republic.
Visualization and Virtual Reality Laboratory: IT4Innovations
plans to build the Visualization and Virtual Reality Laboratory with
an infrastructure designed for rendering and visualization of the 3D
models and scenes using state-of-the-art projection and virtual reality
technology. In particular the following activities could be performed:
multimedia presentation, training and education activities, visual-
ization of scientific experimental and simulation results, industrial
products presentation, prototyping and many more.
VII. APPLICATION SCENARIOS
The ANTAREX project is driven by two industrial HPC applica-
tions chosen to address the self-adaptivity and scalability character-
istics of two highly relevant scenarios towards the Exascale era.
a) Use Case 1: Computer Accelerated Drug Discovery: Com-
putational discovery of new drugs is a compute-intensive task that
is critical to explore the huge space of chemicals with potential
applicability as pharmaceutical drugs. Typical problems include
the prediction of properties of protein-ligand complexes (such as
docking and affinity) and the verification of synthetic feasibility.
These problems are massively parallel, but demonstrate unpredictable
imbalances in the computational time, since the verification of
each point in the solution space requires a widely varying time.
Moreover, different tasks might be more efficient on different type
of processors, especially in a heterogeneous system. Dynamic load
balancing and task placement are critical for the efficient solution of
such problems [28, 29].
b) Use Case 2: Self-Adaptive Navigation System: To solve the
growing automotive traffic load, it is necessary to find the best
utilization of an existing road network, under a variable workload.
The basic idea is to provide contextual information from server-side
to traditional mobile navigation users and vice versa. The approach
will help to overcome the major shortcomings of the currently
available navigation systems exploiting synergies between server-side
and client-side computation capabilities. The efficient operation of
such a system depends strongly on balancing data collection, big
data analysis and extreme computational power [30, 31].
Prototypes of these two use cases will be developed, integrated and
validated in relevant and realistic environments to practically assess
the benefits of the ANTAREX self-adaptive holistic approach, as well
as the scalability of the proposed approach towards Exascale systems.
VIII. CONCLUSIONS
Exascale HPC systems will need the definition of new software
stacks to fully exploit heterogeneity, while meeting power efficiency
requirements. The goal of ANTAREX is to provide a holistic system-
wide adaptive approach for next generation HPC systems. Our long-
term vision is to explore an innovative application programming
paradigm and description methodology to decouple functional and
extra-functional aspects of the application. The impact and benefits of
such technology are far reaching, beyond traditional HPC domains.
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